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Low-power, high-performance computing nowadays relies on 
accelerator cards to speed up the calculations. Combining the 
power of GPUs with the flexibility of FPGAs enlarges the scope of 
problems that can be accelerated [2, 3]. We describe the 
performance analysis of a desktop equipped with a GPU Tesla 
2050 and an FPGA Virtex-6 LX240T. First, the balance between 
the I/O and the raw peak performance is depicted using the 
roofline model [4]. Next, the performance of a number of image 
processing algorithms is measured and the results are mapped onto 
the roofline graph. This allows to compare the GPU and the FPGA 
and also to optimize the algorithms for both accelerators. A 
programming toolchain is implemented, consisting of OpenCL for 
the GPU and several High-Level Synthesis compilers for the 
FPGA. Our results show that the HLS compilers outperform 
handwritten code and offer a performance comparable to the GPU. 
In addition the FPGA compilers reduce the development time by 
an order of magnitude, at the expense of an increased resource 
consumption. The roofline model also shows that both accelerators 
are equally limited by the input/output bandwidth to the host. A 
well-tuned accelerator-based codesign, identifying the parallelism, 
the computation and data patterns of different classes of 
algorithms, will enable to maximize the performance of the 
combined GPU/FPGA system [1]. 
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